Loading...
System-on-chip test architectures: nanometer design for testability
Main Author: | |
---|---|
Other Authors: | |
Format: | Printed Book |
Language: | English |
Published: |
Boston
Morgan Kaufmann
2008
|
Subjects: |
UL
Call Number: |
621.9 WAN |
---|---|
Copy | Live Status Unavailable |